



Dual Complementary MOSFET

● N Channl

30V/60A

$R_{DS(ON)}=6m\Omega$ (typ) @VGS=10V

$R_{DS(ON)}=8m\Omega$ (typ) @VGS=4.5V


● P Channl

-30V/-50A

$R_{DS(ON)}=13m\Omega$ (typ) @VGS=10V

$R_{DS(ON)}=18m\Omega$ (typ) @VGS=4.5V

Pin Description



PIN1

PDFN5X6_8L_EP2


- 100% UIS & RG Tested

- Reliable and Rugged

- Lead Free and Green Devices Available (RoHS Compliant)

Applications

- Power Management for Industrial DC/DC Converters



N-Channel MOSFET

P-Channel MOSFET

**Absolute Maximum Ratings** ($T_A=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	N Channl	P Channl	Unit	
Common Ratings					
V_{DSS}	Drain-Source Voltage	30	-30	V	
V_{GSS}	Gate-Source Voltage	± 20	± 20		
I_D	Continuous Drain Current ^G	$T_C=25^\circ\text{C}$	70	-50	A
		$T_C=100^\circ\text{C}$	30	-20	
I_{DM}	Pulsed Drain Current ^C	90	-75	A	
I_{DSM}	Pulsed Drain Current	$T_A=25^\circ\text{C}$	13	11	
		$T_A=70^\circ\text{C}$	15	-9	
I_S	Diode Continuous Forward Current	15	-10	A	
T_j	Maximum Junction Temperature	150		$^\circ\text{C}$	
T_{STG}	Storage Temperature Range	-55 to 150			
P_D	Maximum Power Dissipation ^B	$T_C=25^\circ\text{C}$	40	30	W
		$T_C=100^\circ\text{C}$	20	14	
P_{DSM}	Power Dissipation ^A	$T_A=25^\circ\text{C}$	15	10	W
		$T_A=70^\circ\text{C}$	10	7	
$R_{\theta JA}$	Thermal Resistance-Junction to Ambient	$t \leq 10\text{S}$	45	40	$^\circ\text{C/W}$
		Steady State ^C	80	65	
$R_{\theta JC}$	Thermal Resistance-Junction to Case	15	8	$^\circ\text{C/W}$	
E_{AS}	Single pulsed avalanche energy ^C	$L=0.1\text{mH}$	210	150	Mj
I_{AS}	Single pulsed avalanche Current ^C		29	-20	A

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(MAX)}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}=150^\circ\text{C}$.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

**N-Channl Electrical Characteristics** ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Test Conditions	N-Channl			Unit
			Min.	Typ.	Max.	
Static Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_{DS}=250\mu A$	30	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=24V, V_{GS}=0V$	-	-	1	μA
		$T_J=55^\circ C$	-	-	5	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_{DS}=250\mu A$	1	1.2	2.5	V
I_{GSS}	Gate Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
$R_{DS(ON)}$	Drain-Source On-state Resistance	$V_{GS}=10V, I_{DS}=7A$		6	7	m Ω
		$V_{GS}=4.5V, I_{DS}=5A$		8	9	
Body Diode Characteristics						
V_{SD}	Diode Forward Voltage	$I_{SD}=1A, V_{GS}=0V$	-	0.75	1	V
g_{FS}	Forward Transconductance	$V_{DS}=5V, I_D=10A$	-	43	-	S
t_{rr}	Reverse Recovery Time	$I_{DS}=10A,$ $di_{SD}/dt=500A/\mu s$	-	7	-	ns
Q_{rr}	Reverse Recovery Charge		-	8	-	nC
Dynamic Characteristics^e						
R_G	Gate Resistance	$F=1MHz, V_{GS}=0V, V_{DS}=0V$	0.8	1.6	2.4	Ω
C_{iss}	Input Capacitance	$V_{GS}=0V, V_{DS}=15V,$ Frequency=1.0MHz	-	760	-	pF
C_{oss}	Output Capacitance		-	125	-	
C_{rss}	Reverse transfer capacitance		-	70	-	
$t_{d(ON)}$	Turn-on delay Time	$V_{GEN}=10V, V_{DD}=15V$ $R_G=3\Omega, R_L=1.25\Omega$	-	4.4	-	nS
t_r	Turn-on rise Time		-	9	-	
$t_{d(OFF)}$	Turn-off delay Time		-	17	-	
t_f	Turn-off rise Time		-	6	-	
Gate Charge Characteristics^e						
Q_g	Total Gate Charge (10V)	$V_{DS}=15V, V_{GS}=10V, I_{DS}=10A$	-	14	20	nC
Q_g	Total Gate Charge (4.5V)		-	6.6	10	
Q_{gs}	Gate-Source Charge		-	2.4	-	
Q_{gd}	Gate-Drain Charge		-	3	-	

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ C$. The Power dissipation P_{DSM} is based on $R_{\theta JA} \leq 10s$ and the maximum allowed junction temperature of $150^\circ C$. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(MAX)}=150^\circ C$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}=150^\circ C$.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=150^\circ C$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ C$. www.szyppwdz.com



N-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)



N-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



N-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)



P-Channl Electrical Characteristics (T_J= 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	P-Channl			Unit
			Min.	Typ.	Max.	
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250A	-30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V	-	-	-1	μA
		T _J =55°C	-	-	-5	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =-250A	-1	-1.4	-2.5	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)}	Drain-Source On-state Resistance	V _{GS} =-10V, I _{DS} =-6A		13	14.5	mΩ
		V _{GS} =-4.5V, I _{DS} =-5A		14.5	19	
Body Diode Characteristics						
V _{SD}	Diode Forward Voltage	I _{SD} =-1A, V _{GS} =0V	-	-0.75	-1.0	V
g _{FS}	Forward Transconductance	V _{DS} =-5V, I _D =-6A		27		S
t _{rr}	Reverse Recovery Time	I _{DS} =-6A,	-	11.5	-	ns
Q _{rr}	Reverse Recovery Charge	dI _{SD} /dt=500A/μs	-	25	-	nC
Dynamic Characteristics[°]						
R _G	Gate Resistance	F=1MHz, V _{GS} =0V, V _{DS} =0V	2	4	6	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, Frequency=1.0MHz	-	1040	-	pF
C _{oss}	Output Capacitance		-	180	-	
C _{rss}	Reverse transfer capacitance		-	125	-	
t _{d(ON)}	Turn-on delay Time	V _{GEN} =-10V, V _{DD} =-15V R _G =3Ω, R _L =1.5Ω	-	10	-	nS
t _r	Turn-on rise Time		-	5.5	-	
t _{d(OFF)}	Turn-off delay Time		-	26	-	
t _f	Turn-off rise Time		-	9	-	
Gate Charge Characteristics[°]						
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-10V, I _{DS} =-6A	-	19	30	nC
Q _g	Total Gate Charge		-	9.6	15	
Q _{gs}	Gate-Source Charge		-	3.6	-	
Q _{gd}	Gate-Drain Charge		-	4.6	-	

A. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{θJA} ≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=150° C.

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_J =25° C. www.szypwdz.com



P-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)



P-CHANNL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



P-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Inductive Switching (UIS) Test Circuit & Waveforms







Figure D: Diode Reverse Test Circuit & Waveforms









Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms





PDFN5×6 OUTLINE

